This project implements a RISC-V processor core written in VHDL, designed for synthesis on an FPGA. It is developed as an academic project to explore computer architecture, digital design, and ...

Basically, we call emacs in batch mode, hand in the content of the VHDL file over stdin and retrieve the formatted code over stdout.